




×



52Y1000L-1



52V1000A.2



—		—	—				

			○	
			○	

∨

○

○


∨

○

○

±

							μ
			—	—	—		μ
			—				
			μ	∨	∨		
			∨	∨			
			—	∨			μ
			—				

○

○ ○ ±

—				
—				
—				
—				
—				
—				
—				


○ ○ ±


—				
—				
—				
—				


○




≈ ≈






NOTE:  $\overline{WE}$  is 'HIGH' level during the read cycle.

52Y1000L3



- NOTES:**
1.  $t_{WR}$  is defined as the time from writing finish to address change.
  2.  $t_{W}$  is defined as the time from the last occurring transition, either  $\overline{CE}_1$  LOW transition or  $CE_2$  HIGH transition, to the time when the writing is finished.
  3.  $t_{W3}$  is defined as the time from address change to writing start.
  4. The writing occurs during an overlapping period of  $\overline{CE}_1 = \text{'LOW'}$ ;  $CE_2 = \text{'HIGH'}$ ; and  $\overline{WE} = \text{'LOW'}$  ( $t_{WR}$ ).
  5. If  $\overline{CE}_1$  LOW transition or  $CE_2$  HIGH transition occurs at the same time or after  $\overline{WE}$  LOW transition, the outputs will remain high-impedance.
  6. When I/O pins are in the output state, input signals with the opposite logic level must not be applied.


**NOTES:**

- $t_{WR}$  is defined as the time from writing finish to address change.
- $t_W$  is defined as the time from the last occurring transition, either  $\overline{CE}_1$  LOW transition or  $CE_2$  HIGH transition, to the time when the writing is finished.
- $t_{W3}$  is defined as the time from address change to writing start.
- The writing occurs during an overlapping period of  $\overline{CE}_1 = \text{'LOW'}$ ;  $CE_2 = \text{'HIGH'}$ ; and  $\overline{WE} = \text{'LOW'}$  ( $t_{WR}$ ).
- If  $\overline{CE}_1$  LOW transition or  $CE_2$  HIGH transition occurs at the same time or after  $\overline{WE}$  LOW transition, the outputs will remain high-impedance.
- If  $\overline{CE}_1$  HIGH transition or  $CE_2$  LOW transition occurs at the same time or before  $\overline{WE}$  HIGH transition, the outputs will remain high-impedance.
- When I/O pins are in the output state, input signals with the opposite logic level must not be applied.

52V10008.5



**32TSOP (Type I) (TSOP032-P-0820)**



DIMENSIONS IN MM [INCHES]    MAXIMUM LIMIT  
MINIMUM LIMIT

32TSOP

LH52V1000A

Device Type

T

Package

- ##

Speed

12 120 Access Time (ns)

32-pin, 8 x 20 mm<sup>2</sup> TSOP (TSOP32-P-0820)

CMOS 1M (128K x 8) Static RAM

**Example:** LH52V1000AT (CMOS 1M (128K x 8) Static RAM, 120 ns, 32-pin TSOP)

52V1000A.7