



SH4100A-A2



X

—		—	—				

				○	
				○	

≤

○ ○

≤

○ ○ ±

							μ
		—	—	—			μ
		—					
	μ	≤	≥				
	—	≤					
	—	≤					μ

○

×


○ ○


○ ○ +


—			
—			
—			
—			


1

			\leq				
			\geq				
			\leq		\circ		
			\geq		\circ		
					\circ		
					\circ		
						μ	

 \geq \leq 






**NOTES:**

1. t_{WR} is defined as the time from writing finish to address change.
2. t_{AW} is defined as the time from the last occurring transition, either CE₁ LOW transition or CE₂ HIGH transition, to the time when the writing is finished.
3. t_{AD} is defined as the time from address change to writing start.
4. The writing occurs during an overlapping period of CE₁ = 'LOW'; CE₂ = 'HIGH'; and WE = 'LOW' (t_{WE}).
5. If CE₁ LOW transition or CE₂ HIGH transition occurs at the same time or after WE LOW transition, the outputs will remain high-impedance.
6. If CE₁ HIGH transition or CE₂ LOW transition occurs at the same time or before WE HIGH transition, the outputs will remain high-impedance.
7. When I/O pins are in the output state, input signals with the opposite logic level must not be applied.

SH7100-005

32TSOP (Type I) (TSOP32-P-0820)

DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

32TSOP

X

LH52V1000A

Device Type

T

Package

-##

Speed

12-120 Access Time (ns)

32-pin, 8 x 20 mm² TSOP (TSOP32-P-0820)

CMOS 1M (128Kx8) Static RAM

Example: LH52V1000AT (CMOS 1M (128Kx8) Static RAM, 120 ns, 32-pin TSOP)

52V1000A-7